

## 8-Bit Dual Supply Bus Transceiver with 3-State Outputs


### Product Features

- 2.7V to 3.6V on A-port and 4.5V to 5.5V on B-port
- TTL Compatible Inputs
- Latch-up performance exceeds 200mA Per JESD78
- ESD protection exceeds JESD22
  - 2000V Human-Body Model (A114-B)
  - 200V Machine Model (A115-A)
- Industrial Temperature:  $-40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$
- Packaging (Pb-free & Green available):
  - 24-pin 173-mil wide plastic TSSOP (L)
  - 24-pin 150-mil wide plastic QSOP (Q)


### Product Description

The PI74LVC3245A is a non-inverting 8-bit Bidirectional Transceiver that uses two separate power supply rails. A-port ( $V_{CCA}$ ) is set to operate at 3.3V and B-port ( $V_{CCB}$ ) is set to operate at 5V. This allows for translation from a 3.3V to a 5V environment and vice-versa. This transceiver is designed for asynchronous two-way communication between data buses. The direction control input pin (DIR) determines the dataflow from the A bus to the B bus or from the B bus to the A bus. The output enable ( $\overline{OE}$ ) input, when HIGH, disables both A and B ports by placing them in HIGH Z condition.

### Logic Block Diagram



### Product Pin Configuration



### Truth Table<sup>(1)</sup>

Inputs		Outputs
$\overline{OE}$	DIR	
L	L	Bus B Data to Bus A
L	H	Bus A Data to Bus B
H	X	Z (Isolation)

**Note:**

1. H = High Signal Level                      L = Low Signal Level  
 X = Don't Care or Irrelevant              Z = High Impedance

### Product Pin Description

Pin Name	Description
$\overline{OE}$	3-State Output Enable Inputs (Active LOW)
DIR	Direction Control Input
Ax	Side A Inputs or 3-State Outputs
Bx	Side B Inputs or 3-State Outputs
NC	NO Internal Connect
GND	Ground
$V_{CCA}, V_{CCB}$	Power



**Recommended Operating Conditions<sup>(1)</sup>**

Parameters	Description		V <sub>CCA</sub>	V <sub>CCB</sub>	Min.	Typ.	Max.	Units
V <sub>CCA</sub>	Supply Voltage				2.7	3.3	3.6	V
V <sub>CCB</sub>	Supply Voltage				4.5	5	5.5	
V <sub>IHA</sub>	High-Level Input Voltage	V <sub>OB</sub> ≤ 0.1V or V <sub>OB</sub> ≥ V <sub>CCB</sub> -0.1V	2.7V	5.0V	2			
			3.6V	5.0V	2			
V <sub>IHB</sub>	High-Level Input Voltage	V <sub>OA</sub> ≤ 0.1V or V <sub>OA</sub> ≥ V <sub>CCA</sub> -0.1V	3.3V	4.5V	2			
			3.3V	5.5V	2			
V <sub>ILA</sub>	Low-Level Input Voltage	V <sub>OB</sub> ≤ 0.1V or V <sub>OB</sub> ≥ V <sub>CCB</sub> -0.1V	2.7V	5.0V			0.8	
			3.6V	5.0V			0.8	
V <sub>ILB</sub>	Low-Level Input Voltage	V <sub>OA</sub> ≤ 0.1V or V <sub>OA</sub> ≥ V <sub>CCA</sub> -0.1V	3.3V	4.5V			0.8	
			3.3V	5.5V			0.8	
V <sub>IH</sub>	High-Level Input Voltage (Control Pins)	V <sub>OA</sub> ≤ 0.1V or V <sub>OA</sub> ≥ V <sub>CCA</sub> -0.1V, V <sub>OB</sub> ≤ 0.1V or V <sub>OB</sub> ≥ V <sub>CCB</sub> -0.1V	2.7V	4.5V	2			
			3.6V	5.5V	2			
V <sub>IL</sub>	Low-Level Input Voltage (Control Pins)	V <sub>OA</sub> ≤ 0.1V or V <sub>OA</sub> ≥ V <sub>CCA</sub> -0.1V, V <sub>OB</sub> ≤ 0.1V or V <sub>OB</sub> ≥ V <sub>CCB</sub> -0.1V	2.7V	4.5V			0.8	
			3.6V	5.5V			0.8	
V <sub>IA</sub>	Input Voltage				0		V <sub>CCA</sub>	
V <sub>IB</sub>	Input Voltage				0		V <sub>CCB</sub>	
V <sub>OA</sub>	Output Voltage				0		V <sub>CCA</sub>	
V <sub>OB</sub>	Output Voltage				0		V <sub>CCB</sub>	
I <sub>OHA</sub>	High-Level Output Current		2.7V	4.5V			-12	
			3V	4.5V			-24	
I <sub>OHB</sub>	High-Level Output Current		3V	4.5V			-24	
I <sub>OLA</sub>	Low-Level Output Current		2.7V	4.5V			12	
			3V	4.5V			24	
I <sub>OLB</sub>	Low-Level Output Current		3V	4.5V			24	
Δt/Δv	Input transition Rise or Fall Rate						10	ns/v
T <sub>A</sub>	Operating Free-Air Temp.				-40		85	°C

**Notes:**

1. All unused inputs of the device must be held at the associated V<sub>CC</sub> or GND to ensure proper device operation.

**DC Electrical Characteristics** (Over the Operating Range,  $T_A = -40^\circ\text{C} + 85^\circ\text{C}$ )

Parameters	Description	Test Conditions	$V_{CCA}$	$V_{CCB}$	Min.	Typ.	Max.	Units
$V_{OHA}$	Minimum High Level Output Voltage (Port A)	$I_{OH} = -100\mu\text{A}$	3V	4.5V	2.9	3		V
		$I_{OH} = -12\text{mA}$	2.7V	4.5V	2.2	2.55		
			3V	4.5V	2.4	2.8		
		$I_{OH} = -24\text{mA}$	2.7V	4.5V	2	2.4		
3V	4.5V		2.25	2.7				
$V_{OHB}$	Minimum High Level Output Voltage (Port B)	$I_{OH} = -100\mu\text{A}$	3V	4.5V	4.4	4.5		
		$I_{OH} = -24\text{mA}$	3V	4.5V	3.76	4.21		
$V_{OLA}$	Maximum Low Level Output Voltage (Port A)	$I_{OL} = 100\mu\text{A}$	3V	4.5V		0.01	0.1	
		$I_{OL} = 12\text{mA}$	2.7V	4.5V		0.09	0.44	
			2.7V	4.5V		0.18	0.5	
		$I_{OL} = 24\text{mA}$	3V	4.5V		0.18	0.44	
$V_{OLB}$	Maximum Low Level Output Voltage (Port B)		$I_{OL} = 100\mu\text{A}$	3V	4.5V		0.01	0.1
		$I_{OL} = 24\text{mA}$	3V	4.5V		0.18	0.44	
$I_I$	Maximum Input Leakage Current (Control Inputs)	$V_I = V_{CCA}$ or GND	3.6V	5.5V			$\pm 1$	$\mu\text{A}$
$I_{OZ}^{(1)}$	Maximum 3-State Output Leakage Current (A or B ports)	$V_I = V_{IL}$ or $V_{IH}$ , $\overline{OE} = V_{CCA}$ $V_O = V_{CCA/B}$ or GND	3.6V	5.5V			$\pm 5$	
$I_{CCA}$	Quiescent $V_{CCA}$ Supply Current	B to A, B-Port = $V_{CCB}$ or GND, $I_O$ (A port) = 0	3.6V	5.5V			10	
$I_{CCB}$	Quiescent $V_{CCB}$ Supply Current	A to B, A port = $V_{CCA}$ or GND, $I_O$ (B port) = 0	3.6V	5.5V			10	
$\Delta I_{CC}^{(2)}$	$I_{CC}$ per input (A port)	One input $V_I = V_{CCA} - 0.6\text{V}$ , other inputs = $V_{CCA}$ or GND, $\overline{OE} = \text{GND}$ and $\text{DIR} = V_{CCA}$	3.6V	5.5V			50	$\mu\text{A}$
	$I_{CC}$ per input ( $\overline{OE}$ )	One input $V_I = V_{CCA} - 0.6\text{V}$ , other inputs = $V_{CCA}$ or GND, $\text{DIR} = V_{CCA}$	3.6V	5.5V			50	
	$I_{CC}$ per input (DIR)	$V_I = V_{CCA} - 0.6\text{V}$ , other inputs = $V_{CCA}$ or GND, $\overline{OE} = \text{GND}$	3.6V	5.5V			50	
	$I_{CC}$ per input (B Port)	One Input $V_I = V_{CCB} - 2.1\text{V}$ , other inputs = $V_{CCB}$ or GND, $\overline{OE} = \text{GND}$ and $\text{DIR} = \text{GND}$	3.6V	5.5V		0.7	1.5	mA

**Notes:**

- For I/O ports, the parameter  $I_{OZ}$  includes the input leakage current.
- This is the increase in supply current for each input that is at one of the specified voltage levels, rather than 0V or the associated  $V_{CC}$ .

**Capacitance** ( $T_A = 25^\circ\text{C}$ )

Parameters	Description	Test Conditions	Typ.	Units
$C_{IN}$	Control Input Capacitance	$V_I = V_{CCA}$ or GND, $V_{CCA} = \text{Open}$ , $V_{CCB} = \text{Open}$	2.8	pF
$C_{I/O}$	Input/Output Capacitance (A or B port)	$V_{I/O} = V_{CCA/B}$ or GND, $V_{CCA} = 3.3\text{V}$ , $V_{CCB} = 5\text{V}$	9	
$C_{PD}$	Power Dissipation Capacitance <sup>(1)</sup>	Outputs Enabled	$V_{CCA} = 3.3\text{V}$ , $V_{CCB} = 5\text{V}$ $C_L = 0\text{pF}$ , $f = 10\text{MHz}$	
		Outputs Disabled		2.2

**Notes:**

- $C_{PD}$  is defined as the value of the internal equivalent capacitance which is derived from dynamic operating current consumption ( $I_{CCD}$ ) at no output loading and operating at 50% duty cycle,  $C_{PD}$  is related to  $I_{CCD}$  dynamic operating current by the expression:  $I_{CCD} = (C_{PD})(V_{CC})(f_{IN}) + (I_{CC} \text{ static})$

**AC Electrical Characteristics** (Over Operating Range,  $T_A = -40^\circ\text{C}$  to  $+85^\circ\text{C}$ )

Parameters	From (Input)	To (Output)	$V_{CCA} = 2.7\text{V to }3.6\text{V}$ , $V_{CCB} = 5\text{V} \pm 0.5\text{V}$		Units
			$C_L = 50\text{pF}$ , $R_L = 500\Omega$		
			Min.	Max.	
$t_{PHL}$	A	B	1.0	6.3	ns
$t_{PLH}$			1.0	6.0	
$t_{PHL}$	B	A	1.0	5.7	
$t_{PLH}$			1.0	6.0	
$t_{PZL}$	$\overline{OE}$	A	1.0	7.8	
$t_{PZH}$			1.0	7.5	
$t_{PZL}$	$\overline{OE}$	B	1.0	7.8	
$t_{PZH}$			1.0	7.6	
$t_{PLZ}$	$\overline{OE}$	A	1.0	7.0	
$t_{PHZ}$			1.0	7.5	
$t_{PLZ}$	$\overline{OE}$	B	1.0	7.0	
$t_{PHZ}$			1.0	7.3	
$t_{SK(O)}$	Output-to-Output Skew <sup>(1)</sup>			1.5	

**Notes:**

- Skew between any two outputs of the same device, switching in the same direction. Parameter guaranteed by design.


### Power- Up Considerations

To avoid excessive supply current, bus contention or oscillation during power-up, the following guidelines should be followed:

1. Connect ground first before any supply voltage is applied.
2. Power up  $V_{CCA}$ , which is the control side of the device.
3. Ramp  $\overline{OE}$  ahead of or with  $V_{CCA}$  to help prevent bus contention
4. Ramp DIR with  $V_{CCA}$  if DIR high is needed (A bus to B bus). Otherwise keep DIR Low.

### PARAMETER MEASUREMENT INFORMATION FOR A TO B PORT

$V_{CCA} = 2.7V$  TO  $3.6V$  and  $V_{CCB} = 5V \pm 0.5V$




**Figure 1. Load Circuit and Voltage Waveforms**

**Notes:**

- A.  $C_L$  includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.  
 Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- All input impulses are supplied by generators having the following characteristics:  $PRR \leq 10$  MHz,  $Z_O = 50\Omega$ ,  $t_R \leq 2.5ns$ ,  $t_F \leq 2.5ns$ .
  - The outputs are measured one at a time with one transition per measurement.

**PARAMETER MEASUREMENT INFORMATION FOR B TO A PORT**

$V_{CCA} = 2.7V$  TO  $3.6V$  and  $V_{CCB} = 5V \pm 0.5V$



**Figure 2. Load Circuit and Voltage Waveforms**



**Notes:**

- A.  $C_L$  includes probe and jig capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.  
 Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- All input impulses are supplied by generators having the following characteristics:  $PRR \leq 10\text{ MHz}$ ,  $Z_O = 50\Omega$ ,  $t_R \leq 2.5\text{ ns}$ ,  $t_F \leq 2.5\text{ ns}$ .
- The outputs are measured one at a time with one transition per measurement.

Packaging Mechanical: 24-pin TSSOP (L)

DOCUMENT CONTROL NO.  
PD - 1312

REVISION: E  
DATE: 03/09/05



Note:

1. Package Outline Exclusive of Mold Flash and Metal Burr
2. Controlling dimensions in millimeters
3. Ref: JEDEC MO-153F/AD




Pericom Semiconductor Corporation  
3545 N. 1st Street, San Jose, CA 95134  
1-800-435-2335 • www.pericom.com

DESCRIPTION: 24-Pin, 173-Mil Wide, TSSOP

PACKAGE CODE: L



Packaging Mechanical: 24-pin QSOP (Q)



07-0475

Ordering Information

Ordering Code	Package Code	Package Type
PI74LVC3245ALE	L	Pb-free & Green, 24-pin, 173-mil wide plastic TSSOP
PI74LVC3245AQE	Q	Pb-free & Green, 24-pin, 150-mil wide plastic QSOP

Notes:

- Thermal characteristics can be found on the company web site at [www.pericom.com/packaging/](http://www.pericom.com/packaging/)
- E = Pb-free & Green
- Adding an X suffix = Tape/Reel